



**WELCOME To**

**ISSCC 2014**

**SESSION 18**

**BIOMEDICAL SYSTEMS  
FOR IMPROVED  
QUALITY OF LIFE**

# A 1V 3mA 2.4GHz Wireless Digital Audio Communication SoC for Hearing-Aid Applications in 0.18 $\mu$ m CMOS

Amre El-Hoiydi<sup>1</sup>, François Callias<sup>1</sup>, Yves Oesch<sup>1</sup>,  
Christoph Kuratli<sup>2</sup>, Robert Kvacek<sup>3</sup>

<sup>1</sup>Phonak Communications, Murten, Switzerland,


<sup>2</sup>EM Microelectronic–Marin, Marin, Switzerland,

<sup>3</sup>ASICentrum, Prague, Czech Republic



# Motivation

- Improving speech understanding in noise and over distance for persons with hearing loss



# Wireless receivers types

- Integrated in hearing aid




- Module connected via the Direct Audio Input (DAI) “Europlug” interface

Hearing aid

Audio “shoe” or “boot”

Wireless receiver






# DAI Interface - Applications

- Wired solutions (several vendors)
  - Microphones
  - Cables toward audio output of music player, television, etc.
- Wireless solutions (several vendors)
  - 200 MHz FM receivers
  - 868 MHz and 2.4 GHz digital receivers



# DAI Interface - Constraints



# Impact of current ripples

- 1) Voltage ripple across DAI GND contact resistance → Audio signal ripple
  - Audio signal amplitude: 2-10 mV
  - Contact resistance up to 2 Ohms
  - Allowed audio signal voltage ripple  $< 10 \mu\text{V}$
  
- 2) VBAT voltage ripple across battery internal resistance, problematic for
  - Hearing aid analog microphone input
  - Hearing aid PWM output
  - Reset threshold

# Summary of constraints


- ZincAir battery supply
  - Supply voltage: 1V ... 1.4V
  - Average current: < 3 mA
- Analog audio interface with common GND
  - No audible variation of consumed current
- User
  - Audio bandwidth: > 7 kHz
  - Audio delay: < 20 ms
  - Small size

# System Overview

## Wireless Microphones



## Receivers




# Digital System @ 2.4 GHz

## Benefits:

- Audio quality, privacy
- Usage simplicity (no frequency planning)
- World wide operation


## But



# Communication Protocol Overview

- Radio: 2.4 GHz, GFSK, 2 Mbps
- Protocol:
  - Master/slave star topology
  - Packet radio
  - TDMA (10 slots of 400 us)
  - Adaptive Frequency Hopping (40 channels)
  - Unconditional audio packets repetition

# Unconditional audio packets repetitions



## Benefits:

- Interference robustness
- Broadcast
- Low power
- Low delay


See US2012310394A1, Amre El-Hoiydi




# Current consumption variation types

- Fast variations due to TDMA schedule (4 ms period)
- Slow variations due to
  - Change in average PER
  - Sporadic activities (e.g. remote control)


# Radio and digital current consumption



# Radio duty cycle versus PER



# Wireless Audio SoC Block Diagram



# Wireless Audio SoC Block Diagram

Supply of radio and digital without audible current ripple on battery

XTAL

VCC

VDD

Coil

Power Management

DRAM

DROM

DMA

EEPROM

Timers

Scheduler

GPIO

I2C

SPI

GND

VBAT

Signal

Radio


Codec  
& PLC

SRC


Digital Audio I/O

Analog Audio Out


# Wireless Audio SoC Block Diagram



# Wireless Audio SoC Block Diagram




# Wireless Audio SoC Block Diagram







# Wireless Audio SoC Block Diagram




# Wireless Audio SoC Block Diagram



# Wireless Audio SoC Block Diagram




# Power Management Schematics





See US20130129126A1, Francois Callias *et al.*

# Converter Phases




# Boost Phase




- Current launched into the coil from VBAT
- Current filled into VCC cap from GND
- 75% VCC efficiency

# Buck Phase




- Current launched into the coil from VCC (to isolate from VBAT)



- 86% VDD eff. from VCC
- 65% VDD eff. from VBAT


# Reset Phase



- Residual oscillating current damped into a resistor.



# Slow average battery current consumption variation - Principle



# Slow average battery current consumption variation - Measurement


$I_{VCC}$  Radio current

VCC Radio supply voltage


$I_{BAT}$  Battery current

10 s


# Resulting VBAT Current (Mono Rx)



# Resulting VBAT Current Spectrum




# Chip photograph





# Maximizing aggressor/victim distance



# Summary

## Wireless audio digital communication SoC

- Single chip solution (including NVM)
- Radio @ 2.4 GHz, 2 Mbps, GFSK
- Supply from 1V-1.4V
- Single inductor dual output DC/DC converter avoiding audible battery current ripple
- 2.7mA@1.25V avg battery current for 7kHz BW audio RX
- ➔ Enables miniaturized wireless receivers for hearing aid applications
- ➔ Other applications: Mono or stereo audio transmitters, Full duplex audio, 14 kHz audio BW

# Acknowledgements

We would like to acknowledge the contributions of all team members:

- EM Microelectronic - Marin, Switzerland and USA
- ASICentrum, Prague, Czech Republic
- Phonak, Murten & Stäfa, Switzerland
- External contractors



# Questions ?

# **A Fully-Implantable Cochlear Implant SoC with Piezoelectric Middle-Ear Sensor and Energy-Efficient Stimulation in 0.18 $\mu$ m HVCMOS**

Marcus Yip<sup>1</sup>, Rui Jin<sup>1</sup>, Hideko Heidi Nakajima<sup>2,3</sup>,  
Konstantina M. Stankovic<sup>2,3</sup>, and Anantha P.  
Chandrakasan<sup>1</sup>

<sup>1</sup>*Massachusetts Institute of Technology*


<sup>2</sup>*Harvard Medical School*

<sup>3</sup>*Massachusetts Eye and Ear Infirmary*


**ISSCC 2014**

# Review: Anatomy of the Ear


---



# Review: Anatomy of the Ear




***Cochlea is frequency selective***




# Limitations of Conventional Cochlear Implants

---





# Limitations of Conventional Cochlear Implants



## *Limitations*

- Cumbersome
- Usage in shower/water sports
- Aesthetics and social stigma


***A fully-implantable (i.e., internalized & invisible) solution is highly desirable***

# Outline

---

- Challenges and system overview
- SoC architecture
  - Implantable piezoelectric acoustic sensor
  - Reconfigurable sound processor
  - Energy-efficient arbitrary waveform neural stimulator
- Measurement results
  - Demonstration with human cadaveric specimen
- Conclusion

# Challenges and Overview of a Fully-Implantable CI




## Challenges of a fully-implantable solution:

1. Implantable acoustic sensor




# Challenges and Overview of a Fully-Implantable CI



## Challenges of a fully-implantable solution:

1. Implantable acoustic sensor
2. ULP sensor front-end and sound processor


# Challenges and Overview of a Fully-Implantable CI



## Challenges of a fully-implantable solution:

1. Implantable acoustic sensor
2. ULP sensor front-end and sound processor
3. Energy-efficient neural stimulation


# Challenges and Overview of a Fully-Implantable CI



## Challenges of a fully-implantable solution:

1. Implantable acoustic sensor
2. ULP sensor front-end and sound processor
3. Energy-efficient neural stimulation
4. Wireless power delivery and management

# Challenges and Overview of a Fully-Implantable CI




## Challenges of a fully-implantable solution:


1. Implantable acoustic sensor
2. ULP sensor front-end and sound processor
3. Energy-efficient neural stimulation
4. Wireless power delivery and management

} SoC in this work


# Piezoelectric Acoustic Sensor



Photograph of test setup






Close-up of middle ear






# Sensor Characterization





- Middle ear mechanics and sensor show excellent linearity
- Sensitivity down to 40 dB SPL @ 300Hz

# Integrated Sensor Front-End



# Integrated Sensor Front-End




$V_{DD}$	0.6V
Resolution	9 bits
Sampling rate	16 kS/s

[Yip, ISSCC'11]




# CIS Sound Processing Strategy



- **Continuous Interleaved Sampling (CIS)** sound processing strategy used by a majority of today's cochlear implants
- Interleaved stimulation reduces channel interactions


# Reconfigurable Sound Processor



- Reconfigurable # of channels (4, 6, 8) for power-performance tradeoff
- Reconfigurable multi-rate FIR filter bank to reduce power and area
- Programmable processor settings (rectification, gain, compression)
- Patient fitting capability (threshold and most-comfortable level)


# Multi-rate Filter Bank Architecture

## 8-channel mode




# Multi-rate Filter Bank Architecture

## 6-channel mode




# Multi-rate Filter Bank Architecture


## 4-channel mode



# CI Power Breakdown



Power breakdown of a fully-implantable CI




- Stimulation power dominates because of:
  - Threshold for action potential
  - Electrode impedance

***Require energy-efficient neural stimulation***

# Energy-Efficient Stimulation

- Most neural stimulators use charge-balanced rectangular biphasic current pulses
- Alternate stimulation waveforms: lack of consensus and experimental results
- This work: ***neural activation*** is the goal function





## Goals:

- 1) ***Minimize amount of energy for same neural response***
- 2) ***Experimental validation with in-vivo measurements***

# Search for Energy-Efficient Stimulation Waveform

- Use heuristic search (based on [1]) with computational auditory nerve fiber model to seek out energy-optimal waveform





***Energy-optimal waveform from computational model is 30% more efficient than rectangular waveform***

[1] A. Wongsarnpigoon et al., *Journal of Neural Eng.*, vol. 7, no. 4, Aug. 2010.




# Validation with Human Subject Testing

- Loudness perception testing of human CI users show 15% to 30% energy savings




***Energy savings from stimulation waveform transfer directly to system***

# Arbitrary Waveform Stimulator and HV Switch Matrix




- Single digitally-controlled current source interleaved between all electrodes using switch matrix

# Arbitrary Waveform Stimulator and HV Switch Matrix




- Single digitally-controlled current source interleaved between all electrodes using switch matrix

# Arbitrary Waveform Stimulator and HV Switch Matrix



- Single digitally-controlled current source interleaved between all electrodes using switch matrix


# Fully-Implantable CI Prototype



**Prototyped in 0.18 $\mu$ m HV CMOS**


# Reconfigurable CIS Sound Processor

- Reconstructed spectrograms with log-chirp input at ADC




# Reconfigurable CIS Sound Processor

- Reconstructed spectrograms with log-chirp input at ADC





Patient fitting capability





# System Demo with Human Cadaveric Specimen

- Speech clip played into human cadaveric middle ear
- Measured signal chain includes PZFE + ADC + CIS processor

Speech input in ear canal




Measured SoC output






# Arbitrary Stimulation Waveforms


Rectangular waveform



Optimal waveform




8-electrode array




# Neural Stimulation Power

- Measured stimulation power during speech
- Optimal waveform is 29% more efficient at 50  $\mu\text{s}/\text{phase}$

25  $\mu\text{s}/\text{phase}$



50  $\mu\text{s}/\text{phase}$



# Total CI SoC Power (8-channel)

- Measured power during normal speech with the optimal waveform at phase width = 31.25  $\mu$ s

Block	Supply voltage [V]	Supply current [ $\mu$ A]	Power [ $\mu$ W]	% of total power
PZFE	1.5	6.8	10.3	1.8%
SAR ADC (9-bit, 16 kS/s)	0.6	0.5	0.3	0.05%
Digital CIS sound processor	0.6	2.7	1.6	0.28%
<b>Stimulator and switch matrix</b>			560	<b>97.9%</b>
Digital waveform interface	0.6	0.6	0.4	0.07%
Level shifters	1.8	0.2	0.4	0.07%
Current source circuits	3.3	22.7	74.9	13%
Stimulator supply (5V to 10V)	7	68.4	479	84%
Switch matrix (7V to 12V)	9	0.6	5.4	0.9%
<b>Total CI SoC (8-channel mode)</b>			572	100%

# Summary of Fully-Implantable CI

---

- Prototype of fully-implantable CI SoC implemented in 0.18 $\mu$ m HV CMOS
  - Feasibility of middle-ear piezoelectric sensor as an implantable acoustic sensor
  - ULP reconfigurable CIS sound processor
  - Alternate (non-rectangular) stimulation waveforms are more energy-efficient

## Acknowledgements:

- NSERC Fellowship, Bertarelli Foundation, TSMC University Shuttle
- Don Eddington, Victor Noel, Ken Hancock, Dave Perreault

# A Multi-Parameter Signal-Acquisition SoC for Connected Personal Health Applications

Nick Van Helleputte<sup>1</sup>, Mario Konijnenburg<sup>2</sup>, Hyejung Kim<sup>1</sup>, Julia Pettine<sup>2</sup>, Dong-Woo Jee<sup>1</sup>, Arjan Breeschoten<sup>2</sup>, Alonso Morgado<sup>1</sup>, Tom Torfs<sup>1</sup>, Harmke de Groot<sup>2</sup>, Chris Van Hoof<sup>2</sup>, Refet Firat Yazicioglu<sup>2</sup>

<sup>1</sup>imec, Leuven, Belgium

<sup>2</sup>imec – Holst Centre, Eindhoven, The Netherlands



# Contents

- Motivation
- Architecture
- Instrumentation amplifier
- Bio-impedance readout
- Accelerator for vector and matrix operations
- Experimental results
- Summary

# Contents

- **Motivation**
- Architecture
- Instrumentation amplifier
- Bio-impedance readout
- Accelerator for vector and matrix operations
- Experimental results
- Summary

# Connected Personal Health

Personal Devices




AiQ<sup>®</sup>

4.0  
Bluetooth<sup>®</sup>

ZigBee<sup>™</sup>

Managing, checking  
monitoring



Tele-health  
Services

Controlling

Cloud


Monitoring






# KEY CHALLENGES

## #1 MULTI-SENSOR



## #2 LOW POWER



## #3 HIGH QUALITY OF DATA



## #4 SMALL FORMFACTOR




## #5 LOW COST




# Contents

- Motivation
- **Architecture**
  - Instrumentation amplifier
  - Bio-impedance readout
  - Accelerator for vector and matrix operations
- Experimental results
- Summary

# System Architecture



# Analog Front-End architecture



## • 3 ECG

- ECG + concurrent ETI
- On-chip  $\Sigma\Delta$ -ADCs
- Fully integrated real-time MAR

## • High-performance IA

## • Bio-Impedance

- Pseudo-sine current source
- High-performance IA
- On-chip time-multiplexed SAR-ADC

## • General analog

- E.g. temperature sensor, strain sensor, ..

# Contents

- Motivation
- Architecture
- **Instrumentation amplifier**
- Bio-impedance readout
- Accelerator for vector and matrix operations
- Experimental results
- Summary

# IA design challenges

- **Wearable devices**

- Highly integrated solution required
- Low power

- **High signal quality**


- Low noise
- High input impedance
- Large CMRR

- **Robust operation:**

i.e. ambulatory conditions lead to motion artifacts (MA)


- Large dynamic range to avoid saturation due to artifacts
- Handle large electrode induced DC-offsets

# Existing IA shortcomings



- Classic approach (three-opamp IA)
  - No DC offset rejection
  - Low front-end gain puts strict noise requirements on subsequent blocks
  - High power

# Existing IA shortcomings




$$CMRR \approx \frac{C_{HPF}}{\Delta C_{par}}$$

- AC-coupled structures
  - Limited CMRR (cap mismatch)
  - $kT/C$  noise
  - Often requires external components to achieve good performance (noise/CMRR)




# Existing IA shortcomings




- Current-feedback IA (CFBIA)
  - DC-servo can handle limited DC-offset only
    - $DC_{max} = I_s * R_s$
    - Large DC offset results in operating point mismatch
    - DC-offset reduces usable input signal

# Proposed IA architecture




- Direct connection to body → High input impedance
- Pseudo differential IA (DDA alike input structure) → Can handle large offsets
- DC-offset subtracted at input → High gain possible
- DC-servo transparent for CM signals → High CMRR
- Only 1 ext. cap required

# Proposed IA architecture




# IA measurements

Measured IA transfer function



Measured IA input noise




Spec	Value
Tech.	0.18 $\mu\text{m}$
Power	16.5 $\mu\text{W}$
CMRR	> 110 dB
Input Imp. @50 Hz	> 500 M $\Omega$
Input noise (100 Hz)	< 600 nVrms
Max. DEO	400 mV

# Contents

- Motivation
- Architecture
- Instrumentation amplifier
- **Bio-impedance readout**
- Accelerator for vector and matrix operations
- Experimental results
- Summary

# Bio-impedance architecture



[KIM – ISSCC 2013]

## Channel readout


- I & Q components
- Low-noise, high performance IA
- Low-power

## Current generator

- Fully integrated
- Support for square wave classic approach
- Dedicated pseudo-sine for low-power and high accuracy (low THD)

# Measurement results

## Bio-impedance



- Programmable gain 31-45dB
- Dynamic range 72dB
- Programmable current amplitude 9/18/27/36μApp @ 20kHz
- Power 58μW

# Contents

- Motivation
- Architecture
- Instrumentation amplifier
- Bio-impedance readout
- **Accelerator for vector and matrix operations**
- Experimental results
- Summary




# Accelerator for V&M operations

## Motivation

- ARM Cortex M0 processor is popular for embedded applications
  - Ease of programming
  - Availability of tools and hardware
- However:
  - optimized for controlling tasks.
  - DSP tasks (like data filters) not well supported ➡ needs many more cycles
- Dedicated accelerators for DSP tasks to off-load Cortex M0
  - Less cycles to complete the tasks
  - Less power per cycle
  - Easy to use

# Accelerator for V&M operations

## Functions



- ▶ Transposed multiplication

$$R_{nn} = A_{nm} \cdot A_{mn}^T$$

$n = 1..4, m = 1 \dots 5120$

- ▶ Matrix multiplication

$$R_{qm} = B_{qn} \cdot A_{nm}$$

$q, n = 1..4, m = 1 \dots 5120$

- ▶ Matrix row summation




$$R_m = \sum A_{1m}, A_{2m}, A_{3m}, A_{4m}$$

- ▶ ICA inner loop

# Accelerator for V&M operations

## Measurement results


- Perform  $A \cdot A^T$  in DMA mode
- Both on Cortex M0 and on accelerator



# Contents

- Motivation
- Architecture
- Instrumentation amplifier
- Bio-impedance readout
- Accelerator for vector and matrix operations
- **Experimental results**
- Summary


# Measurement results




- ECG while jumping and standing
- On-chip QRS detection (CWT based)
- Concurrent 3-axis accelerometer data

# Measurement results



- ECG and concurrent respiration (bio-impedance)



- On-chip motion artifact performance (ECG taken at wrist)



# Performance measurements



Power of commercial memories: 185  $\mu$ W@1.8V

## Application:

- Data collection from multiple sensors:  
2 ECG+ETI, Bio-impedance and accelerometer
- Executing: MAR and CWT-based R-peak detection

<b>Features</b>		<b>This work</b>	[Wong-08]	[Infineon]	[Kim-13]	[TI]
<b>AFE</b>	ECG	√ (3)	√ (1)	√	√ (3)	√
	Lead-off	√	-	-	-	√
	MAR	√	-	-	-	-
	Bio-impedance	√	-	-	√	√
	General purpose readout	√ (2)	√	√	-	-
<b>DSP</b>	Micro-processor	<b>Cortex M0</b>	8051	Cortex R4	-	-
	Accelerators	√	-	-	-	-
Technology (μm)		<b>0.18</b>	0.13	n.a.	0.18	n.a
Supply Voltage (V)		<b>1.2 (1.8)</b>	1	3.3	1.8	3



Performance		This work	[Wong-08]	[Infineon]	[Kim-13]	[TI]
Bio-potential readout	Input Noise (0.5-150Hz)	<b>605nVrms</b>	n.a.	n.a.	2000nVrms	900nVrms
	CMRR	<b>&gt;110dB</b>	n.a.	n.a.	100	>105dB
	Diff. input range	<b><math>\pm 400\text{mV}</math> (DC) <math>30\text{mVpp}</math> (AC)</b>	n.a.	540mVpp	60mVpp	600mVpp
	ADC	13.5b SD-ADC	10b SD-ADC	16b SD-ADC	9.3b SAR	17.14b SD-ADC
	Power ECG/channel	31 $\mu\text{W}$ 56 (incl. bias)	10 $\mu\text{W}$	n.a.	0.82 $\mu\text{W}$	335 $\mu\text{W}$
	Power ECG+ETI/ch	50 $\mu\text{W}$ 75 (incl. bias)	n.a.	n.a.	n.a.	n.a.
Bio-impedance readout	Resolution	<b>8.6 m<math>\Omega</math> /<math>\sqrt{\text{Hz}}</math> @ 36 <math>\mu\text{App}</math>, 20kHz pseudo-sine</b>	n.a.	n.a.	8.8 m $\Omega$ / $\sqrt{\text{Hz}}$ @ 40 $\mu\text{App}$ , 20kHz pseudo-sine	4.7 m $\Omega$ / $\sqrt{\text{Hz}}$ @ 30 $\mu\text{App}$ , 32kHz square
	Power	58 $\mu\text{W}$ (incl. CG, ADC)	n.a.	n.a.	56.2 $\mu\text{W}$	335 $\mu\text{W}$ (excl. CG)
Digital	Processor clock	1-20 MHz	32k or 16MHz	96MHz	n.a.	n.a.
	On-chip memory	128 KB	64KB	384 KB	n.a.	n.a.
	Power (sleep)	<10 $\mu\text{W}$	5 $\mu\text{W}$	~30 $\mu\text{W}$	n.a.	n.a.
	Power (active)	<b>120 <math>\mu\text{W}/\text{MHz}</math></b>	500 $\mu\text{W}/\text{MHz}$		n.a.	n.a.

# Contents

- Motivation
- Architecture
- Instrumentation amplifier
- Bio-impedance readout
- Accelerator for vector and matrix operations
- Experimental results
- **Summary**

# Summary

- A SoC has been developed with
  - **Multi-sensor support** including high performance AFE having 3-lead ECG+ETI (50  $\mu$ W) and bio-impedance (58  $\mu$ W) readouts
  - **High performance IA** in terms of noise (<600 nVrms) , input impedance (>500 M $\Omega$ ) and CMRR (> 110 dB)
  - Generic low-power DBE consisting of ARM Cortex M0, **HW MAR**, **matrix multiply-accumulate accelerator** (saves more than factor 11 in energy)
  - **Low power: 374  $\mu$ W** for 2Ch. ECG, BioZ, accelero, with (HW) MAR and CWT R-peak detection
- Key enabler for numerous emerging personal health applications

# **A 4.9m $\Omega$ -Sensitivity Mobile Electrical Impedance Tomography IC for Early Breast-Cancer Detection System**

**Sunjoo Hong, Kwonjoon Lee, Unsoo Ha,  
Hyunki Kim, Yongsu Lee, Youchang Kim  
and Hoi-Jun Yoo**

**Semiconductor System Laboratory  
Dept. of EE, KAIST**

# Outline

---

- ❑ **Motivation**
- ❑ **EIT Breast Cancer Detection System**
- ❑ **Electrical Impedance Tomography (EIT) IC**
  1. **Low-distortion Current Stimulator**
  2. **High-sensitivity Voltage Sensor**
- ❑ **Implementation Results**
- ❑ **Conclusion**

# Motivation



**1 in 8**  
will develop breast cancer.

Every year  
**230,000 women**  
are newly diagnosed with breast cancer

American  
Every year  
**40,000 leave** this world

2009. age 61

**Early Detection & Treatment**  
**→ Reduce breast cancer mortality by 30%**

\* <http://www.breastcancer.org>, 2013.

# Breast Cancer Detection (BCD)

❑ In hospital,



**X-ray Mammography**



**Ultrasound**

- 😊 **High resolution**
- 😞 **Radiation & expensive**
- 😞 **Pressure**

❑ At home,




**Palpation**

- 😊 **Easy & simple**
- 😞 **Poor detection ratio**




# Breast Imaging Methods






# Principles of EIT

## □ Electrical Impedance Tomography (EIT)



# Structure of EIT System



**Stable  
Electrode Contact**

**Compact  
Measurement Device**

**Mobile  
Imaging**

# Previous EIT BCD System



## Bed Type <sup>[1]</sup>

- Electrodes on the bucket
- Breast in liquid electrolyte
- Current diffusion

## Probe Plate Type <sup>[2]</sup>

- Array of metallic rods
- Effective # of electrodes  $\propto$  pressure
- 2D feature map


[1] Duke University, Microwave and Optical Technology Letters, 2008.

[2] Russian Academy of Sciences, Biomedical Engineering, 2012.


# Proposed Early BCD System

## ❑ Brassiere-type BCD System

- Soft electrodes on P-FCB\*
- Fully integrated IC for EIT
- Imaging with smart device



- 😊 Stable Contact
- 😊 Small Form Factor
- 😊 Easy to Use




\* Planar-Fashionable Circuit Board, ISSCC'08


# P-FCB Electrodes

## ❑ Electrode on Fabric

- Silver or Ag/AgCl paste screen printing
- $2\text{k}\Omega$  at  $1\text{kHz}$  with  $8\text{mm}$  diameter





## ❑ Flexible and stable contact on the skin





# Wearable EIT Patch

- **Layer 1: Electrode array**
- **Layer 2: Electrode connection**
- **Layer 3: EIT chip & communication line**





# Design Requirements



- ❑  $< 0.1\%$  volume detection  $\rightarrow$  # of electrodes  $> 80$
- ❑  $< 1$  min. scanning  $\rightarrow$  # of voltage channel  $> 5$
- ❑ Large input variation
  - :  $V_{\min} = 0.5\text{mV} \pm 10\mu\text{V}$ ,  $V_{\max} = \sim 100V_{\min}$
  - $\rightarrow$  voltage gain  $> 46\text{dB}$  &  $< 20\text{dB}$

# Key Features of the EIT IC


---

- ❑ **Low-distortion Current Stimulator**
  - **Differential Sine-Current Stimulator (DSCS)**
    - ➔ Low distortion & programmability
  
- ❑ **High-sensitivity Voltage Sensor**
  - **Adaptive Gain Controller (AGC)**
    - ➔ Large input dynamic range
  - **Peak-to-Peak Detector (PPD)**
    - ➔ Lighten a burden  
imposed on the ADC and digital controller



# EIT IC Architecture

1. **Switching Network** → Reconfigurable measurement modes
2. **DSCS** → Low distortion programmable current stimulation




**3. 6-Channel Voltage Sensor → High-sensitivity sensing**  
**4. Digital Controller → System control and data calibration**



# 3 Modes of Operation - GS

## □ Gain Scanning (GS) Mode


- Gather **gain mismatch information** of 6-channel voltage sensor



# 3 Modes of Operation - CIM


## □ Contact Impedance Monitoring (CIM) Mode

- Make **reliable contact** ( $<1\text{k}\Omega$ , 1<sup>st</sup> manually calibration)
- Determine amplitude of stimulation current
- 2<sup>nd</sup> calibration in imaging





# 3 Modes of Operation - EIT

- Electrical Impedance Tomography (EIT) Mode
  - **Reconfigurable switching** for various imaging algorithm



# 3 Modes of Operation - EIT


- Electrical Impedance Tomography (EIT) Mode
  - **Reconfigurable switching** for various imaging algorithm



# Diff. Sine Current Stimulator (DSCS)

## □ Fully Diff. Sine Voltage Generator



- Balanced structure → 2<sup>nd</sup> harmonic reduction
- Loop gain adjustment → further harmonic reduction



# Diff. Sine Current Stimulator (DSCS)


## □ V/I Converter

- Amplitude control  $\rightarrow 10 - 400 \mu\text{A}_{\text{p-p}}$





# Measurement of DSCS




➔ Variable frequency w/  $< -59\text{dBc}$  @  $2\text{k}\Omega$  Load

# Voltage Sensor

## □ Capacitive-coupled IA




- Gain =  $C_1/C_2 = 18\text{dB}$
- Input referred noise =  $35.8\text{nV}/\sqrt{\text{Hz}}$



# Adaptive Gain Controller (AGC)


□ 3-bit gain control signal

→ PGA gain: **0 ~ 42dB (6dB step)**



# Peak-to-Peak Detector (PPD)

- ❑ S/H circuits to detect highest and lowest peak
- ❑ Clock freq. = 50 x input freq.



18.4: A 4.9mΩ-Sensitivity Mobile Electrical Impedance Tomography IC for Early Breast-Cancer Detection System


# Measurement Set-up

## ❑ Breast Model












- Normal breast tissue: agar (breast-shaped)
- Malignant tumor: carrot







## ❑ Scanning Time: < 1min.

## ❑ Imaging Time: 1~2 min.



# Measurement Results


Carrot Size	Model	3-D Image	
3cm			
2cm			
1cm			
1cm (X-ray)			

	Model	3-D Image
UP		
SIDE		
DOWN		

**- Sensitivity: 96%, Specificity: 92%**








# Chip Photo & Performance Summary



Process	0.18 $\mu\text{m}$ 1P6M CMOS	
Die Size	2.50 mm $\times$ 5.00 mm	
Supply Voltage	1.8 V	
Power Consumption	53.4 mW (USB supply)	
DSCS	Frequency	0.1 ~ 100 kHz (4 step)
	Amplitude	10 ~ 400 $\mu\text{A}_{\text{p-p}}$
	THD	< 0.2% @ 200 $\mu\text{A}_{\text{p-p}}$
Read-Out Front-End	# of Channels	6
	Gain	18 ~ 60 dB (6 dB step)
	Bandwidth	0.1 ~ 100 kHz
	Input Noise	36 nV/ $\sqrt{\text{Hz}}$
	Sensitivity	4.9 m $\Omega$
	ADC Clock Freq.	10 kHz ~ 40 MHz
Digital Controller	Operating Freq.	40 MHz
	On-chip SRAM	DMEM: 8 KB IMEM: 4 KB

18.4: A 4.9m $\Omega$ -Sensitivity Mobile Electrical Impedance Tomography IC for Early Breast-Cancer Detection System

# System Comparison

System	Duke Univ.	Dartmouth	TransScan	MEIK	This Work
System Type					
	Bed	Bed	Probe + Ref. electrode	Hand-held device + Ref. electrode	<b>Brassiere (Wearable)</b>
Dimension	11.7 cm height, 19.1 cm diameter	60 cm diameter (AI annulus)	7.2 x 7.2 cm (electrode)	16 x 18 x 10 cm	<b>30 x 25 x 5 cm</b>
Weight	N/A	N/A	N/A	2 kg	<b>72 g</b>
Image Dimension	2D slices	3D	2D	2D slices	<b>3D</b>
$Z_{\text{cont}}$ Monitoring	<b>X</b>	<b>X</b>	<b>X</b>	<b>O</b>	<b>O</b>
Imaging Device	Computer	Computer	Computer	Computer	<b>Mobile Device</b>
Electrodes	128 (7 layers)	64 (4 layers)	256 (planar)	256 (planar)	<b>92 (Flexible)</b>
Frequency	n/a	10 kHz - 10 MHz	58 Hz - 5 kHz	10 kHz, 50 kHz	100 Hz - 100 kHz
Amplitude	1 mA	N/A	1 ~ 2.5 V	0.5 mA	10 $\mu$ A ~ 400 $\mu$ A



# Conclusion

---

- ❑ **The first wearable early breast cancer detection system** is implemented
  - Fabric electrode array → **Stable electrode contact**
  - Fully integrated EIT IC → **Small, light form factor**
  - Imaging with smart device → **Easy to use**
- ❑ **3 operation mode & High performance EIT IC**
  - **4.9mΩ sensitivity** of impedance difference
  - Harmonics of stimulation current **< -59dBc**

**Achieve compact and convenient  
early breast cancer detection system**

# **A 2.14mW EEG Neuro-feedback Processor with Transcranial Electrical Stimulation for Mental Health Management**

**Taehwan Roh**, Kiseok Song, Hyunwoo Cho, Dongjoo Shin,  
Unsoo Ha, Kwonjoon Lee  
and Hoi-Jun Yoo

**Semiconductor System Laboratory**  
**Dept. of EE, KAIST**

# Outline

---

## ☐ Introduction

## ☐ Neuro-feedback System Architecture


## ☐ Key Building Blocks

1. Mental Health Monitoring Accelerators
  - I. Dimension Reduction with Source Selection
  - II. Accelerators for Component Decomposition
2. Programmable Electrical Stimulator (PES)

## ☐ Case Study with Hospital


## ☐ Conclusion

# What is Mental Health?




## Depression Patients in Korea

Unit : 1,000




## Questionnaire-based Diagnosis




Diagnostic and Statistical Manual of Mental Disorders, Fifth Edition

# Mental Health Management




# Previous System : Smart Headband

- ❑ 4 Channel Sensor → Diagnosis in Smart Dev.
- ❑ Low Cost w/ Fast Temporal Resolution




# Weakness : Smart Headband

- ❑ No Online Artifact Removal on Chip
- ❑ No Therapeutic Procedure



## Wearable Mental-health Monitoring Platform




IC : Independent Component

T. Roh, ISSCC 2012


# Previous System Overview

## □ Mental Health Monitoring System

### Wearable Mental-health Monitoring Platform




ISSCC  
2012






# Proposed System Overview

## □ Neuro-Feedback Headgear System



# Proposed System Overview

## □ Neuro-Feedback Headgear System




# Proposed System Demonstration


---

## Neuro-feedback Headgear for Mental Health Management

# Operating Flow - **Monitoring**



# Operating Flow - Stimulation




# Transcranial Electrical Stimulation (tES)

## □ Non-invasive Treatment (Neuro-modulation)

- Anode-, Cathode-electrodes
- Non-intensive Current Stimulation (DC, AC)

Decrease in Thalamus During 2mA tDCS Motor Cortex



Dos Santos, Marcos Fabio, et al. "Immediate Effects of tDCS on the  $\mu$ -Opioid System of a Chronic Pain Patient." *Frontiers in Psychiatry* 3 (2012).

# Features of Proposed System

---

## ❑ Mental Health Monitoring

- ICA w/ 91 % of Correct Source Selection
  - ➔ Reduction of Dimension & Computation
- Pipelined Operation ➔ 34% Time Saving


## ❑ Brain Stimulation Therapies

- Programmable Electrical Stimulator (PES)
  - ➔ Arbitrary Waveform
  - ➔ Fully support of tES (tDCS and tACS)

# System Architecture

❑ 16 AFE IC → PGA, 10b ADC & Digital I/F


❑ Neuro-feedback SoC (NFS)





# NFS Chip Architecture


- ❑ Monitoring Accelerators for Diagnosis
- ❑ Electrical Stimulator for Therapy



# Operating Flows in Accelerators

## ❑ 5 Pipelined Operation → 5 Accel-Engines



- DBE : Double Buffered Engine
- PCDE & ICDE : Component Decomposition Eng.
- FTE & SSE : Feature & Classification Eng.



# Pipelined Operation


## □ 5 Stage Pipeline

- 34% of Overall Time is Saved
- PCDE : 64ms / ICDE + FTE + SSE : 2s @ 250S/s




# Double Buffering Engine (DBE)

- ❑ 512-depth Signal Window
- ❑ Double 16-words Sub Buffer for PCDE
  - Only 64ms @ 250S/s for PCA Operation




# Eigen Value Decomposition in PCA

- ❑ 64ms @ 250S/s Time Slot
- ❑ EVD w/ Accelerated Rotating Operation



# PC Decomposition Engine (PCDE)


- ❑ Sym. Matrix → 23% Memory @ 16 Channel
- ❑ Look-up-table (LUT) → 1 Clock for Each Tri-fun.



# IC Decomposition Engine (ICDE)


## ❑ Parameter feedback from SSE

- # of ICs & Decomposition Matrix ( $W$ ) in Previous



# Operation of ICDE

□ # of Correct Independent Components  
 ➔ # of Decomposition Iterations






# Source Selection Engine (SSE)


❑ 4 Different Memory Sets → 4 Classification

❑ 91% Accurate Source Selection





## Database for Source Selection

- ☐ Power spectrum (1<sup>st</sup> / 2<sup>nd</sup> peak freq.)
- ☐ Activation locations of selected sources





# Measurement of Monitoring




Alpha



Power Noise



Blink & EOG



# Stimulation Analysis vs. Current


### □ Frontal Stimulation (20x20mm<sup>2</sup> electrodes)

– Safety Issue : Current Density < 60uA/cm<sup>2</sup>

0.5mA

1mA

2mA




# Stimulation Analysis vs. Elec. Size

### □ Frontal Stimulation (2mA)



– More than  $900\text{mm}^2$  is required

$10\times 10\text{mm}^2$      $20\times 20\text{mm}^2$      $30\times 30\text{mm}^2$



# Electrode Placement for Stimulation


- ❑ Electrode Placement for ADHD Therapy
- ❑  $40 \times 25 \text{ mm}^2$  electrodes in F7 and F8 position
  - The frontal lobe is affected.



# 6b Current Steering DAC

## □ Programmable Parameters



– Current Amplitude, Frequency and Polarity





# Stimulation Waveform


- ❑ 32 $\mu$ A LSB current up to 2mA
- ❑ Various frequency from DC to 1MHz
- ❑ Reconfigurable waveform
  - Direct current, Alternating current, and Arbitrary





# Stimulation Protocol & Results


- Periodic stimulation protocol
  - ➔ 10-min analysis and 20-min therapy



# ADHD(Developmental Lag Pattern)

□ 2mA tDCS, bifrontal (Right Anode)


□ 10 sessions (20min stim.)




# Measurement Results

- ❑ 6.9J/Session (Avg. 3.83mW)
- ❑ Different power modes vs. # of IC



Energy break-down  
(1session)



Digital Signal Processor  
Voltage & Freq. Modes








# Chip Photograph & Summary



Process		0.13 $\mu$ m CMOS	0.18 $\mu$ m CMOS
Die Size [mm x mm]		2.35 x 5.0	2.35 x 2.35
Supply		0.7-1.0V (core)	1.5V
Power		2.14mW @ 10MHz	75 $\mu$ W
tES	LSB	32 $\mu$ A	-
	Max.	2mA	-
Gain		-	54dB ~74dB
ENOB		-	9.3bit

# System Comparison

					
Reference	NeuroSky	Emotiv	ISSCC2012	Soterix	<b>This Work</b>
Sensor Type	Headset	Headgear	Headband	Headset	<b>Headgear</b>
# of Channels	1	14	4	X	<b>16</b>
Application	Entertain	Research	Mental Health	Mental Health	<b>Mental Health</b>
Interface Method	Visual	Visual	Visual	Electrical	<b>Visual &amp; Electrical</b>

# Chip Comparison

		ISSCC2012	This Work
Process		0.13 $\mu$ m CMOS	NFS : 0.13 $\mu$ m CMOS AFE : 0.18 $\mu$ m CMOS
Die Size (mm <sup>2</sup> )		2.35 x 5.0	NFS : 2.35 x 5.0 AFE : 2.35 x 2.35
Operating Clock Freq.		1MHz	10MHz
Avg. Power	Processor	149 $\mu$ W	2.14mW
	Sensor	77.18 $\mu$ W	75 $\mu$ W
ICA	# of Channels	4	16
	Method	FastICA	FastICA
Classification		-	Linear Support Vector Machine
FoM(W/Ch <sup>2</sup> )		9.31 $\mu$ W/Ch <sup>2</sup>	8.32 $\mu$ W/Ch <sup>2</sup>

# Conclusion

---

- ❑ **Neuro-feedback Headgear System**
  - 16 analog front-end IC
  - Neuro-feedback SoC w/ monitoring and therapy
- ❑ **Mental Health Monitoring (Processor)**
  - 91% of independent component selection
  - 2.14mW average power consumption
- ❑ **Brain Stimulation Therapies (PES)**
  - Up to 2mA programmable parameter
  - tES : DC-1MHz Arbitrary waveforms

# **2.5D Heterogeneously Integrated Bio-Sensing Microsystem for Multi-Channel Neural Sensing Applications**

**P.-T. Huang**, L.-C. Chou, T.-C. Huang, S.-L. Wu, T.-S. Wang, Y.-R. Lin, C.-A. Cheng, W.-W. Shen, K.-N. Chen, J.-C. Chiou, C.-T. Chuang, W. Hwang, K.-H. Chen, C.-T. Chiu, M.-H. Cheng, Y.-L. Lin and H.-M. Tong

National Chiao Tung University  
China Medical University

Advanced Semiconductor Engineering (ASE) Group



# Outline


---

- Introduction
- 2.5D integrated bio-sensing microsystem
  - System architecture
  - 2.5D heterogeneous integration
- Key components for 2.5D bio-sensing microsystem
  - TSV-inside  $\mu$ -probe array
  - Multi-channel neural signal acquisition
  - Configurable Discrete Wavelet Transform (DWT)
  - On-interposer bus
- Fabrication and experimental results
- Conclusions


# High-Density $\mu$ -ECoG Sensing

- Integrated microsystems for neural sensing ( $\mu$ -ECoG) provides observation on brain activities from subject in natural habitat.

ECoG: Electrocorticography




## High-Density $\mu$ -ECoG for Human Brain Mapping





# Double-Side Integration in ISSCC'13

- CMOS and neural probes on two sides of a single chip
- TSVs serve as interconnection inside the chip
- Achieve small-form-factor, shrink in planar and vertical dimensions compared with other multi-chip solutions



# Double-Side Integration in ISSCC'13


- CMOS and neural probes on two sides of a single chip
- TSVs serve as interconnection inside the chip
- Achieve small-form-factor, shrink in planar and vertical dimensions compared with other multi-chip solutions



- ◆ Large area for TSV arrays
- ◆ Potential damage on CMOS circuits due to TSV fabrication


# 2.5D Integrated Microsystem

- Supporting platform: silicon interposer
- 24x24 TSV-inside  $\mu$ -probe array
- Multi-chip solution




# Heterogeneous Multi-Chip Solution

- 2.5D heterogeneous platform
  - 4 dies with different technologies
  - Bare dies: Die-2, Die-3, Die-4



# Cross-Section of 2.5D Integration


- 2-layer Redistribution Layer (RDL)
  - Interconnection of interposer
- Configurable sensing channel
  - Each  $\mu$ -probe connected to 2 cascode TSVs
  - Defined by the connection of RDL
  - 16-channel ECoG in 5mm x 5mm, 36  $\mu$ -probes/CH



# 16-Channel ECoG Acquisitions


**AFE: Analog Front-End**

**ADC: Analog-to-Digital Converter**






# 1-Channel AFE Circuitry




- 2 DDA stages + 1 output stage

# 1-Channel AFE Circuitry




- 2 DDA stages + 1 output stage
- Pseudo resistor for DC offset cancellation




Large resistance for small  $f_{3db}$  of high pass filter

## 2<sup>nd</sup> DDA stage

# DDA + Output Stage




# DDA + Output Stage




# Area-Power-Efficient 11-Bit ADC

- 8-bit fine-tuning SAR ADC for precise conversion
- 3-bit delay-line enhanced tuning block
  - Reduce the total size of capacitor array in SAR ADC
  - Reduce power budget of SAR ADC




# Area-Power-Efficient 11-Bit ADC




- 8-bit fine-tuning SAR ADC for precise conversion
- 3-bit delay-line enhanced tuning block
  - Reduce the total size of capacitor array in SAR ADC
  - Reduce power budget of SAR ADC



# Vernier Time-to-Digital Converter




- Variable delay difference,  $\delta_n$








# Vernier Time-to-Digital Converter




- Variable delay difference,  $\delta_n$






# Vernier Time-to-Digital Converter

## Modified Vernier Time-to-Digital Converter




- Variable delay difference,  $\delta_n$






# Vernier Time-to-Digital Converter

## Modified Vernier Time-to-Digital Converter




- Variable delay difference,  $\delta_n$



# Delay-Line Enhanced Tuning Block


Detection Range: 0.9V ~ 1.8V



Detection Range: 0V ~ 0.9V



# 8-Bit SAR ADC for Fine-Tuning

## ● Lifting-Based Searching




# 8-Bit SAR ADC for Fine-Tuning

## ● Lifting-Based Searching





## ● Re-Comparison Procedure





# 8-Bit SAR ADC for Fine-Tuning

## ● Lifting-Based Searching





## ● Re-Comparison Procedure





# 8-Bit SAR ADC for Fine-Tuning

## ● Lifting-Based Searching



## ● Re-Comparison Procedure






# Multi-Level Lifting-Based DWT


- Multi-level DWT for different frequency bands
- Configurable DWT for different applications
  - Haar, Daubechies-2 (Db2), Symlet-4 (Sym4), Symlet-6 (Sym6)

Wave type	Frequency range
Delta	0 – 4 Hz
Theta	4 – 8 Hz
Alpha	8 – 12 Hz
Beta	12 – 30 Hz
Gamma	30 – 100 Hz




# Implementation of 16-CH DWT

- 4 folded time-multiplexing 4-CH DWTs for 16-CH (Area-power optimization)




Sampling rate of 1-CH: 2kHz  
Input data rate for 4-CH: 8kHz

## Timing Diagram of 1-Level Iteration (8 computation cycles)




# Architecture of 4-CH DWT

- Configurable 4-CH DWT
  - Different frequency-bands & mother wavelets



# Clock/Power Gating for 4-CH DWT

- Power gating for leakage power reduction
- Clock gating for dynamic power saving




# On-Interposer Bus, $\mu$ -SPI

- **Parallel interface**
  - 1-bit data  $\rightarrow$  1-to-4 data width with 1 clock pin
- **Pseudo multi-master**
- **Hierarchical header for packetization of  $\mu$ -SPI**
  - Half/Full duplex
  - Point-to-Point/Broadcasting
  - Variable-width of burst length
  - Receive-controlled ACK
- **Error correction & low power bus coding options**
  - CRC: Cyclic redundancy check
  - CAC: Crosstalk avoidance code


# Master of $\mu$ -SPI

- Header encoder
- Bus clock generator
- MS\_flag = 1




# Slave of $\mu$ -SPI

- 2-Level decoder
- Receive-Controlled ACK







# Micrographs of 2.5D Microsystem

## Bio-Sensing Microsystem







Die Floorplan on 2.5D Interposer











# TSV-inside $\mu$ -Probes




# TSV-inside $\mu$ -Probes








# $\mu$ -Probe Mechanical Strength Test



**Wistar Rat**





# 16-Channel $\mu$ -ECoG Acquisition




# Characteristics of 11-Bit ADC

- 42% area reduction compared with ordinary SAR ADC



+0.7/-1.0 LSB



+0.8/-0.9 LSB



# Comparison of Microsystems

ISSCC'13	This Work
<b>TSV-Based Double-Side Integrated Microsystem</b>	<b>TSV-Based 2.5D Heterogeneously Integrated Microsystem</b>
<u><b>Neural Signal Collection</b></u> 5x6 probes per-channel 3x14 TSVs per-channel	<u><b>Neural Signal Collection</b></u> Configurable probes per-channel TSV-inside $\mu$ -probe
<u><b>Neural Signal Acquisition</b></u> 16-Channel AFE	<u><b>Neural Signal Acquisition</b></u> 1. 16-Channel AFE 2. 11b area-power efficient ADC
N.A.	<u><b>Neural Signal Processing</b></u> 1. DWT + Filter (Feature Extraction) 2. MCU - Renesas RX210 (Control + Feature Classification)
N.A.	On-interposer bus $\mu$ -SPI

# Conclusions

- **2.5D heterogeneously integrated bio-sensing microsystem with TSV-inside  $\mu$ -probes for  $\mu$ ECoG sensing applications**
- **Microsystem =  $\mu$ -probes + 1 interposer + 4 dies**
  - Biopotential acquisition: AFE + area-power-efficient ADCs
  - Feature extraction: Configurable DWTs with power/clock gating in 2 dies
  - System control + feature classification: MCU
- **Low power on-interposer bus ( $\mu$ -SPI)**
  - Pseudo multi-master, hierarchical header
- **The overall power  $\Rightarrow$  676.3 $\mu$ W**

# ISSCC 2014

## A Remotely-Controlled Locomotive IC Driven by Electrolytic Bubbles and Wireless Powering

Po-Hung Kuo<sup>1</sup>, Jian-Yu Hsieh<sup>1</sup>, Yi-Chun Huang<sup>1</sup>, Yu-Jie Huang<sup>1</sup>,  
Rong-Da Tsai<sup>2</sup>, Tao Wang<sup>3</sup>, Hung-Wei Chiu<sup>2</sup>, Shey-Shi Lu<sup>1</sup>

<sup>1</sup>National Taiwan University

<sup>2</sup>National Taipei University of Technology

<sup>3</sup>Chang Gung University








# Outline


---

- Introduction
- Issues of System Design
- Circuit Design
- Experimental Results
- Conclusions



# Richard Feynman

---



There's Plenty of Room  
at the Bottom  
(Dec. 29, 1959)

*"the weird possibility of  
swallowing the doctor"*

Reference:  
<http://jonathanbaldwin.co.uk/doctor-who/>

# Beyond the “Fantastic Voyage (1966)”

---




Reference:

<http://convergence.ucsb.edu/files/issues/convergence-14/voyage.jpg>

# Propulsive Force

- Magnetic Actuation (Capsule Endoscopy)
- Lorenz Force
- Electrolytic Bubble




Reference:

<http://www.runyweb.com/articles/life/health/the-fda-has-approved-a-new-generation-of-israeli-videocapsule-to-check-the-small-intestine.html>

Yoshihiro Kusuda, (2005) "A further step beyond wireless capsule endoscopy", Sensor Review, Vol. 25 Iss: 4, pp.259 - 260

# Propulsive Force

- Magnetic Actuation (Capsule Endoscopy)
- **Lorenz Force (*ISSCC2012*)**
- Electrolytic Bubble




Reference:

Yakovlev, A., Pivonka, D., Meng, T., Poon, A., "A mm-sized wirelessly powered and remotely controlled locomotive implantable device", *ISSCC, 2012*, vol., no., pp.302-304, 19-23 Feb. 2012.

# Propulsive Force

- Magnetic Actuation (Capsule Endoscopy)
- Lorenz Force (*ISSCC2012*)
- Electrolytic Bubble (This Work)



Reference:

P.-L. Huang, P.-H. Kuo, Y.-J. Huang, H.-H. Liao, Y.-J. J. Yang, T. Wang, Y.-H. Wang, S.-S. Lu, "A Controlled-Release Drug Delivery System on a Chip Using Electrolysis", *IEEE Trans. Industrial Electronics*, vol.59, no.3, pp.1578-1587, March 2012.

# Locomotive Implantable SoC

---

## Design Consideration:

- Implantable
- Wireless Powered
- Remotely Control
- Cruising Ability






# Motion Test on PCB

---

PCB RX (back side)




External coil transmits  
12V OOK RF signal.






# Motion Test on PCB

External coil transmits  
12V OOK RF signal.



# Wireless Powered, Remotely Controlled Locomotive Chip





# On-Chip Electrolysis

---


Year	Method	Membrane Materials
1999 [1]	electrochemical	Au
2005 [2]	electrothermal	Au or Ti/Pt

- 1) J. T. Santini Jr *et al.*, "A controlled-release microchip," *Nature*, Vol. 397, 1999, pp.335-338
- 2) J. M. Maloney *et al.*, "Electrothermally activated microchips for implantable drug delivery and biosensing," *Journal of Controlled Release*, Vol. 109, 2005, pp. 244-255


# RF Coupling Simulation




# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC



# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC







# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC



# Schematic of the Remotely Controlled Locomotive CMOS IC




# Schematic of the Remotely Controlled Locomotive CMOS IC







# Schematic of the Remotely Controlled Locomotive CMOS IC



# RF-DC




# ASK Demodulator




# Clock Regenerator

---




# Power On Reset Circuit




# MCU

Four Directions  
Two Speeds



# Chip Photo



Before Substrate Polishing


After Substrate Polishing





# Electrolytic Bubble


---





# Normalized Bubble Volume


$$\text{Normalized Volume} = \frac{A}{B}$$




**The bubbles volume is ~20nL, much smaller than harmless volume of 30μL in circulation.**

T. J. Toung, et. al, "Volume of air in a lethal venous air embolism," *Anesthesiology*, vol. 94, no. 2, pp. 360–361, Feb. 2001.


# Demodulation






Measured Supply Voltage VDD and Demodulated Command DO




Measured Voltages of Electrolysis Electrodes EP0, EP1, EP2 and EP3




# Demodulation




# Demodulation





Measured Supply Voltage VDD and Demodulated Command DO




Measured Voltages of Electrolysis Electrodes EP0, EP1, EP2 and EP3






# Demodulation






Measured Voltages of Electrolysis Electrodes EP0, EP1, EP2 and EP3



# Demodulation




# Demodulation



# Demo Video

---





# Demo Video2 (Changing Direction)

---

High flexibility of chip motion.



# Performance Summary

	This Work	ISSCC 2012 [2]
Technology	0.35 $\mu$ m CMOS	65nm CMOS
Battery	No	No
Propulsive Force Type	Electrolytic Bubbles	Lorentz Force*
Regulated Voltage	2V (VDD)	0.7V
Modulation Type	ASK	ASK+PWM
RF Carrier Frequency	10MHz	1.86GHz
Command Rate	1Mbps	2.5 - 25Mbps
Power Consumption	125.4 $\mu$ W (Chip Circuit) 82 $\mu$ W (Electrolysis)	17 $\mu$ W (Chip Circuit) 250 $\mu$ W (Fluid Propulsion System)
Chip Size	4.6mm x 4.6mm (including on-chip coils, electrolysis electrodes)	2mm x 2mm (Receive Antenna) 0.6mm x 1mm (Die)
External Component	No	Yes (PCB, Antenna, Magnet)
Electrolytic Voltage	EV2=2V EV1=1.3V	N/A
Moving Directions	4 directions	N/A
Moving Speed	~0.3mm/sec	~0.53cm/sec

\* External magnet is required.

# Conclusions

---

- A locomotive SoC is proposed and realized by 0.35 $\mu$ m CMOS technology without any external components.
- Electrolytic bubbles are used for generating reaction force to propel chip.
- Experimental result shows flexibility of direction change.
- In the future, by optimizing electrodes and adaptive driver, moving speed can be improved 100X expectantly.

# Acknowledgement

---

- *Thank the National Chip Implementation Center (CIC) and TSMC for the chip fabrication.*
- *Financial support for this work was provided in part by the National Science Council, Taiwan.*